Abstract-Just as their single-bit counterparts, multi-bit sigma delta modulators exhibit nonlinear behavior due to the presence of the quantizer in the loop. In the multi-bit case this is caused by the fact that any quantizer has a limited output range and hence gives an implicit saturation effect. Due to this, any multi-bit modulator is prone to modulator overloading. Unfortunately, until now, designers had to rely on extensive time-domain simulations to predict the overloading level, because there is no adequate analytical theory to model this effect.
I. INTRODUCTION

S
IGMA delta modulators are widely used for A/D-conversion and D/A-conversion. Such a modulator consists of a feedback loop with a linear filter, a quantizer and a feedback DAC. Originally most Sigma Delta modulators used a 2-level (single-bit) quantizer. As such the resulting system is heavily non-linear and difficult to analyze exactly. In particular the prediction of the stability is tricky and mathematically sophisticated [1] - [9] . It turns out that all single-bit sigma delta modulators become unstable when the magnitude of the input signal is to large. This phenomenon is called modulator overloading and the signal for which this occurs is called the overloading level. For the case of single-bit sigma delta modulation quite a lot of literature is devoted to stability analysis and attempts to predict the overloading level. A quite solid attempt in this field is the describing function theory of [4] . In the case of multi-bit modulators the analysis is considered to be much simpler, because it is commonly believed that multi-bit quantization can accurately be modeled by a linear gain and additive (white) quantization noise. This way, most literature on the stability of multi-bit sigma delta modulation focused on the robustness against parasitic effects [10] - [13] . However in practice, any quantizer has only a limited input (and output) range. As a result, any quantizer saturates. This way, every practical multi-bit modulator is non-linear as well and will also have a limited overloading level [14] . Moreover this overloading level will be smaller for more aggressive modulators. Surprisingly, very little literature about this effect in multi-bit modulators has been published. One notable exception is [15] , [16, p. 104 ] that provides an iron-clad lower bound on the overloading level. Apparently independently, this bound was re-invented in [17] , [18] . However the bound is not very tight and still lengthy time-domain simulations are needed to estimate the actual overloading level. In this work, we will apply the multiple-input describing function theory [19] to a saturating quantizer to obtain a more accurate analytical prediction of the quantizer behavior. Although the theory is still an approximation, we will see that it predicts the modulator behavior (including overloading level) considerably more accurate than [15] - [18] , which were the only available analytical expression prior to this work. This way, the resulting expressions can be used within automated synthesis tools such as [20] , [21] .
The rest of this paper is structured as follows: in Section II, we will review multi-bit sigma delta modulation. In Section III, we will lift the multi-bit quantizer out of the sigma delta modulation loop and we will apply the describing function theory to the multi-bit quantizer alone. We will make a distinction between the case of DC and sinusoidal input signals. In Section IV we will plug the multi-bit quantizer back into the sigma delta modulation loop and use the results of Section III to analyze the multi-bit sigma delta modulator as a whole. In Section V we will compare the proposed approach with prior art. Finally, we will present conclusions in Section VI.
II. MULTI-BIT SIGMA DELTA MODULATION Fig. 1(a) shows a standard Multi-bit Sigma Delta modulator. It consists of a linear filter and a nonlinear quantization block.
1549-8328/$31.00 © 2013 IEEE The input-output relationship 1 is show in Fig. 1(b) . Mathematically this can be written as: (1) where denotes the quantization step and the number of discontinuities in the quantization function. With this definition of , the number of quantization levels equals . In a practical unit-element DAC implementation would correspond to the number of unit-elements. The function is the standard step function:
Since the quantizer of Fig. 1(b) is normalized to have a gain of 1 and a full scale input range of , this implies that:
Equation (1) is cast in such a form that the odd symmetry of is hidden. To overcome this we can use the alternative notation:
This equation is only valid in the case where is even (a so-called "mid-thread" quantizer). The equation for the case where is odd (a so-called "mid-rise" quantizer) is similar. Without loss of generality we are going to restrict us here to the case where is even.
III. DUAL-INPUT DESCRIBING FUNCTION ANALYSIS OF A SATURATING QUANTIZER
It is clear that the quantization function of Fig. 1(b) is a hard nonlinear block. Such systems can be analyzed by a describing function analysis. In this analysis it is assumed that the input of the non-linear function consists of several orthogonal components. In our analysis we will assume that there are 1 Here the convention is used that lowercase letters are used for an explicit time-domain representation of a signal, while uppercase letters are used for a more abstract (potentially -domain or frequency domain) representation.
2 components: a signal component and a Gaussian noise component . In principle the noise spectrum can be anything, as long as it is orthogonal to the signal component. Thus we have:
Then we will associate a best-fit linear gain ( and respectively) to each of these components ( and respectively). Obviously in this linearization process we make a linearization error . This linearization error is defined as:
Now the best-fit gains are determined in such a way that the variance of the linearization error is minimized. Or:
Here, stands for the expectation operation and and correspond to the noise and signal variance respectively.
A. DC Signal
A first important case to consider is the case of a DC-signal. Here . Then (7) can easily be evaluated using (1):
Here is the Gaussian probability density function (pdf) of the noise. Also (8) can be evaluated: (10) Here is the error function. Finally the variance of the linearization error can be evaluated as well: (11) This can be cast in closed form as: It is important to realize that the best fit gains , and the variance of the linearization error [ (9), (10) and (12)] all depend both on the magnitude of the quantizer input signal and on the variance of the quantizer input noise. To illustrate this, some results for the case of (a 9-level quantizer) are shown in Fig. 3 . Here the input noise component is arbitrarily assigned an RMS value equal to . The results are plotted versus the magnitude of the DC signal . The top figure shows the linearized gains and . It is clear that both gains are not equal. Moreover, as expected for a nonlinear block, both gains are signal dependent. In the quantizer's valid input range (the interval ) both gains exhibit a ripple around the nominal gain of 1. Outside the valid input range the noise gain rapidly drops. Fig. 3 (b) shows the RMS value of the linearization error. According to Bennett's widely used approximation [22] , this value should be equal to , which is also indicated in the figure. It is clear that the actual value ripples around Bennett's approximation.
The results for the case where the RMS value of the Gaussian input noise is doubled compared to Fig. 3 (i.e., ) are shown in Fig. 4 . It is clear that the traditional approximations (i.e., the gains are equal to 1 and the RMS value is equal to Bennett's expression) are a much better approximation, which is due to the increased dithering effect. However outside the valid input range, again the noise gain rapidly drops. 
B. Sinusoidal Signal
The second important case is the case of a sinusoidal signal, where consists of a sine wave. In this case (7) becomes:
(13) where corresponds to the pdf of a sine wave with amplitude : (14) Filling this in into (13) and combining with (1): (15) We were unable to find an analytical solution of the above integrals, but it is easy to obtain an efficient numerical evaluation e.g., by the transformation in the appendix. This way, can be evaluated for any given and . Hence, we can say that is a known function:
We can also evaluate (8) for the case of a sinusoidal signal:
Again we were unable to find an analytical solution of the above integrals, but also here it is easy to obtain an efficient numerical evaluation (see e.g., the appendix). This way, can be evaluated for any given and and we can say that is a known function: (18) Finally we evaluate the variance of the linearization error for the sinusoidal signal case as follows: (19) This can be rewritten as: (20) Again we had to evaluate the integrals numerically, but it turns out that this can be done efficiently.
Just as for the DC-case, the best fit gains , and the variance of the linearization error all depend both on the amplitude of the quantizer input signal and on the variance of the quantizer input noise. The results for the same situation as Fig. 3 (i. e., and ) are shown in Fig. 5 . The top figure shows the linearized gains and . Here qualitatively the results are very similar to the case of a DC signal: i.e., both gains are not equal and signal dependent. In the quantizer's valid input range (the interval ) both gains exhibit a ripple around the nominal gain of 1. Outside the valid input range the noise gain drops, but not as rapidly as in the case of a DC input signal. Fig. 5(b) shows the RMS value of the linearization error. Also here, the actual value ripples around Bennett's approximation in the quantizer's valid input range. However, here the linearization error rapidly increases for overloading amplitudes, unlike the case of a DC-signal where the goes to zero for large signals. The results for the case where the RMS value of the Gaussian noise is doubled compared to Fig. 5 (i.e., ) are shown in Fig. 6 . It is clear that the traditional approximations (i.e., the gains are equal to 1 and the RMS value is equal to Bennett's expression) are a much better approximation, which is due to the increased dithering effect. However outside the valid input range, again the noise gain drops and the magnitude of the linearization error rapidly increases.
IV. APPLICATION TO A MULTI-BIT SIGMA DELTA MODULATOR
As illustrated in Figs. 3-6, the best-fit gains and of the quantizer are signal dependent. As a result, if such a quantizer is embedded inside a feedback loop, the linearized loop gain (and hence also the closed-loop poles) will be signal dependent. This way, there will be signal values for which the loop becomes unstable [14] . We will now quantify this effect.
In the theory elaborated in the previous section we did not yet make an approximation. This is due to the definition of the linearization error of (5) which conceals the nonlinearity. But it still is present since is a nonlinear function of the noise and the signal. To apply the above theory to a multi-bit Sigma Delta modulator we will now make two approximations. The first approximation is that is a noisy signal with a Gaussian pdf (the second approximation will come later). This approximation allows to draw the equivalent describing function model of Fig. 7 . Here, the actual system is separated into two separated systems each dealing with one component (either the signal component or the noise component). In the system corresponding to the noise component, the noise is caused by the linearization error , which we assumed to have a Gaussian pdf. As a result it will give rise to signals with a Gaussian pdf in the loop. In particular the signal will have a Gaussian pdf as well and hence will exhibit the noise gain . To set up the equivalence with the conventional Multi-bit modulator of Fig. 1 Note that both systems are not completely decoupled because depends on the magnitude of and depends on the variance of . From the figure we readily obtain that: 
A. DC-Input Signal
Let us now further elaborate this for the case where is a DC-input signal:
If we assume that the loop gain is infinite for DC (i.e., the loop filter contains at least one integration), then the DC-component in the output signal must be equal to . In this way:
Here the variance of is defined by (12) and and are defined by (9) and (10), which all depend on the variance of the noise signal . In principle (28) can be used to evaluate . To simplify this, we will make our second approximation: i.e., we will make the common assumption that the spectrum of the linearization error is white. This way, we obtain the following relationship: (31) where stands for the sampling frequency. Now we have 5 equations, i.e., (9), (10), (12) , (29) and (31) that fully define the 5 unknown quantities i.e.,: , , , and as a function of the known loop filter and the modulator DC input signal . We did not manage to find an analytical solution, but an iterative algorithm to obtain a numerical solution is quite straightforward and is illustrated in Fig. 8 .
This procedure was applied to a typical 3rd-order modulator designed according to [23] , [24] with , for the case of (a 9-level quantizer). The results are shown in Fig. 9 , where , , and are shown versus the overall modulator input level . In addition to the calculated values, also the experimental results are shown. Here, for each value of the modulator input signal an extensive time domain simulation was performed to determine the corresponding quantizer's input sequence as well as the output sequence . Then the experimental value of can be estimated as the average of the -sequence and as the ratio of and the average of the -sequence . Then we obtain the noise sequence by removing the DC-component from the -sequence. By calculating the variance of the -sequence, we obtain the experimental value of . Finally, the experimental value of the noise gain is determined by minimizing the variance of the sequence with respect to . We simply implemented this by sweeping and selecting the value which corresponds to the minimum. The variance of the corresponding -sequence provides the experimental value of . For the experimental plot was swept with a sweeping step of 0.01. For each value of , 32 simulation runs of clock cycles were averaged. Each simulation run was launched with a randomly dithered initial state of the modulator state variables. The total time to execute the matlab script to generate the experimental plot was 1 hour 16 minutes on 1 core of an Intel Core2 Q9400 CPU (2.66 GHz), whereas the theoretical plot took less than 1 second.
From the plot we observe the well known fact that the modulator is stable and has well defined quantizer gains and noise levels for sufficiently small input signals. Moreover the commonly accepted white noise expression turns out to be very accurate for small input signals. For larger input signals the modulator becomes unstable. Moreover the transition (both according to the theory as well as according to the experiment) is very steep. It is also clear that the theory matches the experiment reasonably well, although the prediction of the overloading level is somewhat pessimistic in this case. Fig. 10 shows the describing function prediction of the DC overloading level for maximally flat modulators designed according to [23] , [24] versus . The cases of 3rd-order, 4th-order and 5th-order modulators are considered. Also the corre- sponding experimental plots based on time domain simulation are shown. Here, a modulator was considered to be stable for a given input level if the state variables remain bounded in each of the 32 simulation runs of clock cycles. For this case the CPU time on the same machine was 1 hr 42 min. From the figure it is clear that, the theory matches the experiment very well for the case of the 3rd-order modulators. For the 4th-and 5th-order modulators the theory matches the experiment qualitatively, but the quantitative matching is somewhat less good. Additionally, it is observed that the correspondence between the theory and the experiment becomes less good for more aggressive modulators (with higher ).
B. Sinusoidal Input Signal
Let us now consider the case where is a sinusoidal signal with amplitude . Obviously, the signal component in the output signal is also sinusoidal and given by . For the elaboration of the theory we will assume that the output signal level is known. In many cases, this is readily fulfilled because, we are usually interested in signals in the signal band, where the loop gain is so large that in practice the signal transfer function is very close to unity. 2 This way, we will assume that and hence:
Here the variance of is defined by (20) and and are defined by (15) and (17), which all depend on the variance of the noise signal . Now the rest of the analysis is very similar to the case of a DC input signal. To simplify the evaluation of , we will again make the approximation that the 2 If the signal transfer function is not close to unity, the corresponding input level has to be corrected by a factor , where is the corresponding describing function gain. spectrum of the linearization error is white. This way, we obtain again (31). Now we have 5 equations, i.e., (15) , (17), (20), (33) and (31) that fully define the 5 unknown quantities i.e.,: , , , and as a function of the known loop filter and the modulator input signal amplitude . To find the solution, we had to resort again to an iterative algorithm (illustrated in Fig. 11 ) to obtain a numerical solution.
To verify the theory, the same experiments as for the DC-case were performed. Some of the corresponding results are shown in Fig. 12 , where the describing function prediction of the overloading level as well as the corresponding experimental plots based on time domain simulation are shown. Unfortunately, the correspondence of the theory and the simulation experiment is only very moderate. Moreover, it was found that the experimental results depend on the input frequency, especially if the input frequency is low compared to the clock frequency. This phenomenon is not predicted by the theory. The plot in the figure is for a relatively low input frequency around (i.e., a typical sigma delta modulator input frequency). When the plot is done for even lower input frequencies (say ), the experimental overloading levels completely collapse to the same values as for the DC case. This effect as well as the relatively poor matching between our theory and the experiment, can be explained by the fact that we have made one additional approximation in the case of sinusoidal signals compared to the DC case: i.e., we have implicitly assumed that a sinusoid can be modeled by a random signal with the same pdf as the sinusoidal signal [(14) ]. This way, correlation between successive samples is neglected and the describing function prediction becomes independent of the input frequency. However in an actual sinusoidal signal, successive signal values are of course heavily correlated: e.g., near the top of a relatively low-frequency sinusoid (as in a Sigma Delta modulator), there are many successive occurrences of high input values. As a result the describing function result for a sinusoidal input signal is optimistic, and the actual overloading level is much closer to the overloading level for a DC input signal. Therefore, for a practical prediction of the overloading level we advise to use the describing function result for the DC-case.
V. COMPARISON WITH PRIOR ART
Before this work, the only analytical prediction of the overloading level of a multi-bit sigma delta modulator was based on Kenney and Carley's work [15] which is quantified in the lower bound on the overloading level of [16, p. 104] . When using our notation convention this lower bound can be written as: (35) Note that this bound does not make a distinction between the type of signal (sinusoid versus DC or whatever). Also, this expression is not an estimation but instead a lower bound.
This bound is shown in Fig. 13 for the case of , together with the results of Figs. 10 and 12, which are now re-arranged per modulator order. For the reasons explained above, the describing function results for the sinusoidal case are omitted and only the describing function predictions for the DC-case are shown.
When comparing Kenney and Carley's bound [(35) ] with the describing function result, it is clear that the describing function prediction is considerably more accurate. Moreover in practice only modulators that work, i.e., with a sufficiently large overloading level (say above ) are useful. Therefore it makes sense to limit the comparison to these modulators. In this case, the describing function prediction matches the experiment within 0.7 dB for 3rd order, within 0.9 dB for 4th order and within 1.5 dB for 5th order modulators. In comparison, in the same situation, Kenney and Carley's bound [(35) ] has an error of 7.3 dB for 3rd order, 6.5 dB for 4th order and 6.1 dB for 5th order modulators. Fig. 14 shows the comparison of the describing function result and (35) for the case of the lowest quantizer resolution where this theory still makes sense, i.e., 3 quantizer levels ( ). For the sinusoidal experiment, again a frequency of about was used. Surprisingly, for some of the 4th and 5th order modulators, the experimental overloading level for sinusoidal input signals is lower than that for a DC input signal. This is counter-intuitive and not predicted by the theory (note that unity STF's were used in the experiment). Again, the experimental curve for sinusoidal input signals was found to be dependent on the input frequency and converges toward that for a DC input signal, when the input frequency is decreased.
From the figure, it is clear that (35), does not at all manage to give an adequate prediction of the overloading level in this case and estimates a zero overloading level for modulators that, in simulation, have an overloading level well above . If we restrict ourself again to modulators with an overloading level of at least , our describing function prediction is within 0.5 dB for 3rd order, within 1.7 dB for 4th order and within 2.2 dB for 5th order modulators. Fig. 15 shows the case of a higher quantizer resolution (17 quantizer levels,
). Now, all considered modulators have Fig. 13 . Modulator overloading level versus results for maximally flat modulators with a 9-level quantizer ( ): describing function prediction (marked with " ") and experimental value (marked with " ") for the sinusoidal case, describing function prediction (marked with " ") and experimental value (marked with " ") for the DC case and Kenney and Carley's bound [15] , [16] (marked with " ").
an overloading level that is larger than . In this case, Kenney and Carley's bound is considerably closer to the experimental curve than in the lower-resolution cases (within 2.2 dB for 3rd and 4th order, within 3.3 dB for the 5th order case). results for maximally flat modulators with a 3-level quantizer ( ): describing function prediction (marked with " ") and experimental value (marked with " ") for the sinusoidal case, describing function prediction (marked with " ") and experimental value (marked with " ") for the DC case and Kenney and Carley's bound [15] , [16] (marked with " ").
Also the accuracy of the describing function estimation for a DC signal is improved compared to lower resolutions and is now within 0.2 dB for the 3rd and 4th order case and within 1.0 dB for the 5th order case. results for maximally flat modulators with a 17-level quantizer ( ): describing function prediction (marked with " ") and experimental value (marked with " ") for the sinusoidal case, describing function prediction (marked with " ")and experimental value (marked with " ") for the DC case and Kenney and Carley's bound [15] , [16] (marked with " ").
VI. CONCLUSION
Every multi-bit quantizer has a finite input voltage range and hence is actually a saturating quantizer. When such a multi-bit quantizer is used inside a sigma delta loop, this saturation is the cause of its finite overloading level. To analyze this phenomenon quantitatively, we have applied dual-input describing function theory to such a multi-bit quantizer (with saturation). We have obtained analytical expressions for the case of DC signals and nearly analytical (easy to evaluate) expressions for the case of sinusoidal signals. Next, we have shown how these describing function results can be used to analyze multi-bit Sigma Delta modulators and to predict their overloading level. The results of the theory were compared to the results of time domain simulations. For the case of DC-signals, it was found that the matching between theory and experiment was quite good. For the case of sinusoidal signals the quantitative matching was less good. This is attributed to the fact that the theory does not take correlation between successive signal values into account. This way, for practical overloading level predictions it seems advisable to use the describing function results for the DC case. Here, the proposed approach is considerably more accurate than the prior art [15] , [16] .
APPENDIX
The numerical evaluation of (15), (17) and (20) (through an approximation as a finite sum) is awkward due to the singularity at the edges of the integrandum caused by the factor . To get rid of this we use the following substitution:
This will map the integrandum on . The singular factor will be removed because:
This way, the integrals in (15) are transformed into:
and those in (17) into:
and finally those in (20) into:
All these integrals can efficiently be evaluated by discretizing the integrandum in a few 100 data points.
